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Abstract— The analysis of dc-link inverter current and volt-
age ripple is important for the optimization of the input compo-
nents, mainly the dc-link capacitor. In this paper reference is 
made to two-level seven-phase PWM voltage source inverters 
with balanced load, typically multiphase ac motors. The peak-
to-peak amplitude of the dc-link voltage switching ripple within 
the fundamental period is analytically determined as a function 
of operating conditions: modulation index, output currents 
amplitude and phase angle. The maximum of voltage switching 
ripple is also derived in order to design the dc-link capacitor. 
The two most popular inverter modulation techniques are con-
sidered: sinusoidal PWM and centered PWM (CPWM, equiva-
lent to space vector modulation, SVM). A comparison between 
them is made in terms of the dc voltage switching ripple enve-
lope. Numerical simulations are carried out by Mat-
lab/Simulink in order to verify the analytical results. 
Keywords— voltage source inverters; seven-phase systems; 
dc-bus voltage ripple, dc-link capacitor. 
I. INTRODUCTION  
Dc-link capacitor is an important part of power convert-
ers since it serves to balance the instantaneous power differ-
ence between the dc source and the output load, as well as to 
reduce the emission of electromagnetic interference and limit 
voltage ripple both for steady-state and transient. Depending 
on the wide range of power electronic applications, such as 
photovoltaic systems, wind turbines, industry motor drives, 
automotive etc., different types of capacitors are manufac-
tured. Fundamental and widely used are: Aluminum electro-
lytic capacitors, film capacitors and ceramic capacitors [1]. 
They are used in both low and high power applications cov-
ering the wide range of size, voltage and capacitance varia-
tions.   
Conventional designs have been using the set of alumi-
num electrolytic capacitors due to their large capacitance per 
unit volume. However, the dc link current and voltage study 
[2] shows that a single low-inductance high-current film ca-
pacitor could be used instead. It results in size reduction, reli-
ability improvement and significant voltage spike reduction. 
In addition, the electrolytic capacitor has limited life ex-
pectancy because its electrolyte tends to dry out with time. 
Substituting the film capacitor allows the life expectancy to 
be extended. Although, film capacitors do cost more per uF 
comparing to electrolytic ones, it is shown in [3] that needed 
amount of the dc-link capacitance is much less for a film ca-
pacitor than an electrolytic capacitor. The reason is that a 
film capacitor is not limited by ripple current rating but rather 
by the maximum dc-link voltage ripple. The dc-link capacitor 
design based on the maximum dc-link voltage ripple is pro-
posed in [4] for single-phase H-bridge inverter. Both, low- 
and switching-frequency voltage ripple components are con-
sidered and simple equations for calculating the dc-link ca-
pacitance are obtained. Similarly, the peak-to-peak dc-link 
voltage switching ripple envelope is defined in [5] for three-
phase inverters. The maximum value of the voltage ripple is 
determined as a function of modulation index for different 
output phase angles. Simple formulas for dc-link capacitor 
design and selection are proposed basing on it. Further exten-
sion of the analysis to multiphase inverter topologies, in par-
ticular five-phase case, has been given by [6].   
The frequency spectrum of the dc-link capacitor current 
ripple in electric vehicle  inverter systems has been investi-
gated in [7] for three commonly used modulation strategies - 
sinusoidal pulse width modulation (SPWM), space vector 
modulation (SVM) and third-harmonic injection (THI). Two 
design schemes using electrolytic and film capacitors are 
compared through simulation and experiments in terms of 
power loss, core temperature, capacitor life-time and battery 
current harmonics. The comparison shows that the film ca-
pacitor application has significant advantages in terms of im-
proved power density, low power loss, low parasitic induc-
tance, and long lifetime. 
Regarding the dc-link current and voltage analysis in 
multiphase inverters, most of the analysis are related to the 
RMS calculations of the input (dc-link) current. Namely, the 
impact of PWM modulation on the RMS value of input cur-
rent ripple has been studied for five-phase inverters in [8] and 
for dual three-phase induction machine in [9]. It has been 
shown in [10] that PWM strategies have different effect on 
the RMS of the input current and on the quality of the output 
current. Hence, both constraints have to be taken into account 
for the dc-link capacitor sizing. The RMS calculations of in-
put current ripple in five-, six- and nine- phase systems are 
reported in [11]-[13], respectively. Based on the reviewed lit-
erature, there are no available papers dealing with the analy-
sis of the dc-link voltage ripple in seven-phase inverters. The 
seven-phase configuration is poorly discussed only in terms 
of comparison of the input current ripple within different 
multiphase inverter topologies in [14] and [15].  
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Fig. 1. Circuit scheme of the considered seven-phase VSI. 
In this paper, the analysis of input current and voltage 
ripple in seven-phase PWM voltage source inverters with 
balanced load (Fig. 1), typically multiphase ac motors, is pre-
sented. The reference is made to both commonly used modu-
lation techniques: sinusoidal PWM (SPWM) and centered 
PWM modulation (CPWM, equivalent to space vector modu-
lation). The peak-to-peak dc voltage ripple amplitude is ana-
lytically determined over the fundamental period as a func-
tion of operational conditions (the modulation index and the 
phase angle of the output current). Further, maximum of the 
peak-to-peak voltage ripple amplitude is determined as a 
function of modulation index and different diagrams are pre-
sented covering the full range of output phase angles. The 
comparison between modulation techniques is made in terms 
of the dc-link voltage ripple amplitude. Based on the analysis 
of the dc-link components, simple guidelines for calculating 
the dc-link capacitance are proposed. The simulations are 
carried out by Matlab/Simulink to verify proposed theoretical 
developments. A good matching is achieved for all the cases.  
II. SYSTEM CONFIGURATION AND DC CURRENT ANALYSIS 
A. System configuration 
Fig. 1 shows the analyzed circuit topology, two-level 
seven-phase PWM VSI. By neglecting the dc-link voltage 
oscillations (v ≅ V = const), and by considering only linear 
modulation range, the desired inverter phase voltages are si-
nusoidal and symmetrical, expressed as: 
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7k
v mV k pi = ϑ − − 
 
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where ϑ=ωt, ω=2pi/T and T is the fundamental period. 
The modulation index m is defined as a ratio between the 
amplitude of the desired phase voltage V0 and V, i.e. m= 
V0/V.  
Considering sinusoidal PWM output voltages given by 
(1), for balanced load and neglecting the output current rip-
ple, the corresponding seven-phase output currents are as-
sumed sinusoidal and symmetrical as well: 
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where Io is the output current amplitude and ϕ is the phase 
angle. 
B. DC current components 
Generally, the dc current i(t) can be decomposed into 
three components:  the average component  I = Idc, the low-
frequency component, and the high-frequency (switching 
frequency) component ∆i(t). Since the load is balanced in the 
considered case, the low-frequency component is zero. Con-
sequently, the dc current only contains the average and the 
high frequency component, according to:  
 )(tiIi dc ∆+= . (3) 
Under the assumption of ideal power switches, the dc 
current averaged over the switching period Tsw, can be ob-
tained from the input/output power balance, considering the 
load power angle ϕ. Therefore, the averaged dc current is 
given by: 
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7
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I mI= ϕ .  (4) 
The dc current i is the sum of seven inverter leg currents. 
Each inverter leg current can be calculated from the binary 
switching function Sk = [0,1], k = 1,2,..,7 (where 0 implies 
that upper switch is OFF, and 1 implies that upper switch is 
ON), and corresponding output current. Consequently, the 
dc current can be expressed as: 
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The switching frequency current component can be fi-
nally calculated utilizing equations (3)-(5) as:  
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Due to the symmetry of the dc current waveforms, the 
following analysis can be limited to one fourteenth of the 
fundamental period (T/14), i.e. first pi/7 radians. 
C. PWM modulation fundamentals 
Two commonly used modulation techniques are consid-
ered for the dc-link voltage ripple evaluation. Therefore, si-
nusoidal PWM (SPWM) and continues symmetric centered 
PWM (CPWM, equivalent to space vector modulation) are 
briefly reviewed.  
In general, seven-phase reference signals are obtained 
using seven fundamental sinusoidal signals (1), which are 
summed with an appropriate common-mode injected signal 
vi and expressed as: 
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In case of SPWM the injected signal is equal to 0. Con-
sequently, the reference signals correspond to sinusoidal 
voltages given by (1). 
In case of CPWM (equivalent to SVM), the centering 
process is called “min-max” injection, assuming the form: 
 ( )max min1 ,2iv v v= − +  (8) 
where * * *max 1 2max , ,..., nv v v v=     and [ ]**2*1min ,...,,min nvvvv = . 
Since the timing waveforms of both modulations have 
the same pattern in Sector I of SVM and/or the first pi/7 radi-
ans, the following evaluation will be reduced to that range. 
From the mutual order of the reference signals in the first 
sector, the following application times tk can be derived for 
both SPWM and SVM [16]: 
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The application times (10)-(15) are identical for SPWM 
and SVM. The exception is the time sharing of the null con-
figuration between the application times of the two redun-
dant switching states. In case of so called “centered modula-
tion” (CPWM, equivalent to SVM) the total application time 
of the zero state (t0+t7) is equally distributed among two zero 
space vectors (t0 = t7). 
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III. DC-LINK VOLTAGE RIPPLE EVALUATION 
A. DC-link voltage components 
The instantaneous dc-link voltage components can be 
calculated on the basis of the dc current components. Hence, 
similarly to the inverter dc current, the dc-link voltage can 
be decomposed into three corresponding components. Due 
to the previous consideration of the balanced load condi-
tions, the low-frequency component is zero. Then, the in-
stantaneous dc-link voltage can be given by the (dc) average 
and the switching voltage components: 
 )()( tvVtv ∆+= .  (18) 
The evaluation of the switching frequency dc-link volt-
age component ∆v can be done on the basis of the switching 
frequency dc current component ∆i, under the assumption 
that the reactance of the dc-link capacitor 1/(2pifswC) is much 
smaller comparing to the equivalent dc source impedance 
Zdc calculated at the switching frequency (fsw=1/Tsw). 
The peak-to-peak amplitude ∆vpp of the switching fre-
quency dc-link voltage component ∆v can be defined as the 
difference between its maximum and minimum value within 
a switching period: 
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Due to the symmetry among the seven phases in the con-
sidered case of sinusoidal balanced output currents, only the 
first phase is examined in the following analysis.  
B. Peak-to-peak voltage ripple evaluation 
The voltage excursion can be calculated within each ap-
plication time interval tk based on the equation for the volt-
age drop over capacitor as: 
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Within the considered interval, ∆i is assumed to be con-
stant. Finally, the global peak-to-peak dc-link voltage ripple 
amplitude ∆vpp is obtained by combining different applica-
tion intervals and finding the maximum within the switching 
period, as shown in the following. 
In Fig. 2 the peak-to-peak dc-link voltage variation ∆vpp 
and the instantaneous input current i(t) (blue staircase line) 
are shown in one switching period. Within the first sector, if 
CPWM is applied and depending on the value of Idc, six dif-
ferent cases can be distinguished. Hence, the corresponding 
peak-to-peak dc-link voltage variations can be calculated as: 
- case A: when i1 ≥ Idc ,   
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- case B: when i1 ≤ Idc < i1+i2 ,  
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- case C: when i1+i2 ≤ Idc < i1+i2+i7,  
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- case D: when i1+i2+i7 ≤ Idc < –(i4+i5+i6),  
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- case E: when – (i4+i5+i6) ≤ Idc < –(i4+i5),  
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- case F: when – (i4+i5) ≤ Idc < –i5,  
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Fig. 2. Dc-link current and voltage ripple in one switching period Tsw, 
for seven-phase VSIs. 
When sinusoidal PWM is applied there is an additional 
case  
- case G: when i1 ≥ Idc, since to ≠ t7,  
 7
1 2 .Gpp dcv I tC
∆ =
 (27) 
For final calculations, the application times (9)-(17), as 
well as the currents given by (2), (4), and (6), should be 
used. The global peak-to-peak dc-link voltage ripple ampli-
tude ∆vpp is obtained by finding the maximum value of pos-
sible six (SVM) or seven (SPWM) cases, i.e. ∆vpp=max 
(∆vppA,…, ∆vppG). 
In order to emphasize the influence of the modulation 
strategy, the dc-link peak-to-peak voltage ripple amplitude 
can be normalized introducing rpp, according to: 
 
( , , ).opp pp
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I
v r mf C ϑ ϕ∆ =  (28) 
Normalized peak-to-peak voltage ripple amplitudes    
SVM
ppr and SPWMppr , can be defined by (28) with reference to 
SVM and SPWM, respectively. 
C. Peak-to-peak ripple diagrams 
In order to predict the behavior of the dc voltage ripple, 
Fig. 3 shows normalized functions of the dc voltage ripple 
amplitude, over a fundamental period ϑ = [0, pi/7], for three 
values of modulation index (1/4, 1/3 and 1/2) and four out-
put phase angles (φ = 0 º, 30 º, 60 º, and 90º). The results are 
shown with reference to both SPWM and SVM (solid and 
dashed lines, respectively).  
It can be noted that normalized voltage ripple amplitude 
rpp(ϑ) has a higher value corresponding to lower load phase 
angle, actually the highest value for the unity power factor 
(φ = 0°) where rppmax(ϑ) ≅ 0.25. The same behavior of the dc 
voltage ripple has been noticed in case of five-phase invert-
ers in [6]. On the other side, comparing to the three-phase 
case investigated in [5], it becomes obvious that by increas-
ing the number of phases the profile of the voltage ripple 
amplitude becomes more flat. Wider excursion of the volt-
age ripple amplitude in the three-phase case is observed for 
all considered cases of modulation index and output phase 
angle, unlike the five- and seven-phase cases. Still, for all 
three mentioned topologies the voltage ripple amplitude is 
generally ranging between 0 and 0.25. It is of importance to 
mention here that for the fair comparison of the different in-
verter topologies, the same output power (or the same total 
output current) should be considered. Therefore, it brings to 
a conclusion that the dc-link voltage ripple amplitude is re-
duced by increasing the number of phases, especially from 
three to five and less significant, but still noticeable, increas-
ing the number of phases from five to seven. This is an im-
portant point for the dc-link capacitor design and its proper 
sizing in multiphase voltage source inverters.  
In addition, referring to the two applied modulation tech-
niques and observing Fig. 3, no significant influence on the 
voltage ripple amplitude has been shown. Only for the high-
est considered modulation index value (m=1/2) a slight re-
duction is achieved as a consequence of SPWM.  
As mentioned before, for the dc-link capacitor design, it 
is of importance to know the maximum (peak-to-peak) value 
of the voltage ripple. Hence, the maximum ripple amplitude 
is depicted in Fig. 4 as a function of modulation index. 
Again, four output phase angles are considered in order to 
cover full range of operational conditions.  
IV. DC-LINK CAPACITOR DESIGN 
In this sub-section, simple guideline for designing the 
dc-link capacitor is proposed on the basis of the maximum 
peak-to-peak voltage ripple value shown in Fig. 4. Namely, 
when the switching frequency is high enough (i.e. in the or-
der of kHz), the amplitude of the dc voltage ripple is deter-
mined only by the size of the dc-link capacitor.  
Observing Fig. 4 and setting maxppr  in (28) to the appro-
priate value, the dc-link capacitance can be easily calculated 
from a simple formula given by  
 
max o
pp req
sw pp
IC r
f v
= , (31) 
where reqppv is the required dc-link voltage ripple value. 
In the following, two extreme cases (φ = 0° and φ = 90°) 
are analyzed and the dc-link capacitance is calculated ac-
cordingly. 
Firstly, it can be noted that the maximum peak-to-peak 
voltage ripple amplitude maxppr  has the highest value for the 
unity power factor (φ = 0°) and it is equal to: 
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Fig.3. Normalized peak-to-peak dc-link voltage ripple amplitude rpp (ϑ) over the period [0, pi/7] for different modulation  
indices, m = 1/4 (green), 1/3 (blue), and 1/2 (pink), and output phase angles a) φ = 0°, b) φ = 30°, c) φ = 60° and d) φ = 90°. 
Introducing (32) in (31), the dc-link capacitance is calcu-
lated as: 
 
1
4
o
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= .  (33) 
In case of φ = 90°, maxppr is directly proportional to the 
value of modulation index m. It is clear form Fig. 4 that the 
dc-link capacitor would be oversized if the design is based on 
(33). Of course, the maximum value of modulation index 
should be considered, leading to the following simplification: 
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As in (33), by specifying reqppv , the dc-link capacitance 
can be calculated utilizing (31) and (34) as 
 
1
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The same procedure can be followed for any specific 
value of modulation index and phase angle, by simply find-
ing the corresponding maximum peak-to-peak voltage ripple 
amplitude maxppr  (Fig. 4) and by replacing it in (31).  
V. NUMERICAL SIMULATIONS 
The proposed theoretical analysis is validated using Mat-
lab/Simulink. The parameters of the simulated seven-phase 
system are given in Table I. The obtained results are shown 
in Fig. 5 and Fig. 6 for SPWM and CPWM, respectively.  
The dc-link voltage switching ripple (blue trace) is shown 
together with the corresponding envelopes (red traces). The 
switching voltage ripple is obtained by simply subtracting the 
dc average voltage component from the dc supply voltage 
basing on (18). The envelopes are calculated as one half of 
the peak-to-peak voltage ripple value. Two output phase an-
gles φ = 30° (a) and φ = 60° (b) are considered, representing  
e.g. common induction motor loaded at 75% and 25%, re-
spectively. Two values of modulation index m=0.25 (upper) 
and m= 0.5 (lower) are shown as well. 
There is a good agreement between the dc voltage ripple 
and the calculated envelopes, in terms of both - the absolute 
amplitude and the shape, for all considered cases and over 
the whole fundamental period.  
TABLE I: SIMULATION CIRCUIT PARAMETERS 
Label Description Parameters 
Vdc DC voltage supply 300 V 
Rdc DC source resistance 5.3 Ω 
Ldc DC source inductance 4.5 mH 
C DC-link capacitance 200µF 
f Fundamental frequency 50 Hz 
fsw  Switching frequency 2 kHz 
Io Output currents amplitude 1 A 
  
ϕ =  0° 
m 
ϕ = 30° 
ϕ = 60° 
ϕ = 90° 
ϕ =  0° 
ϕ = 30° 
ϕ = 60° 
ϕ = 90° 
 
Fig. 4. Maximum of normalized peak-to-peak voltage ripple amplitude 
vs. modulation index for different output phase angles and two modula-
tions (SPWM – bold traces, CPWM – dashed traces). 
  
 
(a)                                                                          (b)   
Fig. 5.  Dc-link voltage ripple (vpp): simulation results (blue trace) and calculated peak-to-peak envelope (red trace)  
in case of SPWM for ϕ = 30°  (a) and ϕ = 60° (b), m = 0.25 (upper) and  m
 
= 0.5 (lower). 
VI.  CONCLUSION 
In this paper, the peak-to-peak amplitude of dc-link volt-
age ripple in seven-phase VSIs with balanced load is analyti-
cally determined. In particular, dc-link current and voltage 
ripple are analyzed, and the amplitude of the voltage switch-
ing ripple is analytically derived as a function of operating 
conditions. The normalized peak-to-peak voltage ripple am-
plitude is introduced in order to emphasize the influence of 
applied modulation techniques and to determine the ripple 
profile over the fundamental period as well. Different op-
eratig conditions (modulation indices and output phase an-
gles) are presented. No significant influence of the applied 
modulation techniques is observed, except for high values of 
modulation index when sinusoidal PWM is preferred to cen-
tered PWM since it leads to the lower voltage ripple ampli-
tudes. Maximum of voltage switching ripple within the fun-
damental period is also derived in order to design the dc-link 
capacitor. Numerical simulations confirmed the theoretical 
analysis, always showing a good matching between the ac-
tual dc voltage switching ripple and the theoretical envelope. 
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(a)                                                          (b)   
Fig. 6.  Dc-link voltage ripple (vpp): simulation results (blue trace) and calculated peak-to-peak envelope (red trace)  
in case of CPWM for ϕ = 30° (a) and ϕ = 60° (b), m = 0.25 (upper) and  m = 0.5 (lower). 
